Chapter 4. The Wire

[Adapted from Rabaey's Digital Integrated Circuits, ©2002, J. Rabaey et al.]

© Digital Integrated Circuits^{2nd}

Wires

The Wire

□ As VLSI technology enters deep submicron and nanometer era, wires start to dominate transistors in affecting the relevant metrics (speed, energy consumption, reliability) of VLSI circuits.

PowerPC Metal Layers



© Digital Integrated Circuits^{2nd}

Interconnect Impact on Chip

- □ Parasitic effects (capacitive, resistive, inductive) of wires result in multiple effects on circuit behavior:
- Increase propagation delay: performance degradation
- ✓ Affecting energy/power dissipation
- ✓ Introduce extra noises, affecting circuit reliability



Impact of Interconnect Parasitics

□ Interconnect parasitics

- reduce reliability
- affect performance and power consumption

□ Classes of parasitics

- Capacitive
- Resistive
- Inductive

<section-header><section-header><section-header><image><image><image>

Review: Delay Definitions



CMOS Inverter: Dynamic

Transient, or dynamic, response determines the maximum speed at which a device can be operated.



Capacitance of Wire Interconnect



Wiring Capacitance

- The wiring capacitance depends upon the length and width of the connecting wires and is a function of the fan-out from the driving gate and the number of fanout gates.
- Wiring capacitance is growing in importance with the scaling of technology.

		ι_{di}
		ε_{r} : Relative permittivity constant ($\varepsilon_{r_{-}}$
© Digital Integrated Circuits ^{2nd}	Wires	© Digital Integrated Circuits ^{2nd}

Permittivity Values of Some Dielectrics

Material	۶ _r
Free space	1
Aerogels	~1.5
Aromatic thermosets (SiLK)	2.6 – 2.8
Polyimides (organic)	3 – 4
Fluorosilicate glass (FSG)	3.2 – 4.0
Silicon dioxide (SiO ₂)	3.9
Glass epoxy (PCBs)	5
Silicon nitride (Si ₃ N ₄)	7.5
Alumina (package)	9.5
Silicon	11.7

Capacitance: The Parallel Plate Model

 Capacitance of a simple rectangle wire (width: W, length: L) placed above Si substrate: parallel-plate capacitance model. Assume W>>t_{di}, E-field lines are orthogonal to capacitor plates.



Fringing Capacitance

- Wire width (W) has been reduced for denser wiring and less area overhead. If W/H<1, fringing capacitance (capacitance between sidewalls of wires and substrate) must be considered.
- Wire capacitance c_{wire} per unit length considering fringing capacitance:



12

Wires



Impact of Fringe Capacitance

- □ When W/t_{di} is large, c_{wire} approaches parallel-plate model.
- □ For W/t_{di}<1.5, c_{fringe} becomes dominant component.
- □ For very small W/t_{di}, $c_{wire} \rightarrow 1pF/cm$ (constant, no longer a function of wire width W)



Sources of Interwire Capacitance

Actual VLSI: multilayer interconnect. Each wire is not only coupled to gnd, but also to neighboring wires on the same and adjacent layers.

$$C_{wire} = C_{pp} + C_{fringe} + C_{interwire}$$
$$= (\mathcal{E}_{df}/t_{di})WL$$

+ $(\varepsilon_{d}/gap)HL_{ov}$

□ Interwire floating capacitors lead to noises and performance



degradation.



© Digital Integrated Circuits^{2nd}

Wires

Impact of Interwire Capacitance

□ Interwire capacitance has increasing contribution to the total capacitance with decreasing feature sizes.



Insights

- □ For W/H < 1.5, the fringe component dominates the parallelplate component. Fringing capacitance can increase the overall capacitance by a factor of 10 or more.
- □ When W < 1.75H interwire capacitance starts to dominate
- □ Interwire capacitance is more pronounced for wires in the higher interconnect layers (further from the substrate)
- Rules of thumb
 - Never run wires in diffusion
 - Use poly only for short runs
 - Shorter wires lower R and C
 - Thinner wires lower C but higher R
- □ Wire delay nearly proportional to L²

Wiring Capacitances

	Field	Active	Poly	Al1	Al2	Al3	Al4
Poly	88				Non-sha	ded: C _{pp} i	h aF/μm²
	54				Shaded:	C _{fringe} in a	aF/μm
Al1	30	41	57				
	40	47	54				
Al2	13	15	17	36			
	25	27	29	45			
Al3	8.9	9.4	10	15	41		
	18	19	20	27	49		
Al4	6.5	6.8	7	8.9	15	35	
	14	15	15	18	27	45	
Al5	5.2	5.4	5.4	6.6	9.1	14	38
	12	12	12	14	19	27	52
		Poly	Al1	Al2	AI3	AI4	AI5
Interwire Cap		40	95	85	85	85	115

per unit wire length in aF/μm for minimally-spaced wires © Digital Integrated Circuits^{2nd} Wires

Dealing with Capacitance

- □ To reduce parasitic wire capacitance, use low capacitance (low-k) dielectrics (insulators) such as polyimide or even air instead of SiO₂
 - family of materials that are low-k dielectrics must also be suitable thermally and mechanically and
 - compatible with (copper) interconnect
- Copper interconnect allows wires to be thinner without increasing their resistance, thereby decreasing interwire capacitance
- SOI (silicon on insulator) to reduce junction capacitance

© Digital Integrated Circuits^{2nd}

Wires

INTERCONNECT





CMOS Inverter: Dynamic

Transient, or dynamic, response determines the maximum speed at which a device can be operated.



© Digital Integrated Circuits^{2nd}

Sources of Resistance



□ MOS structure resistance - R_{on} \Box Source and drain resistance – R_s, R_D □ Contact (via) resistance - R_C □ Wiring resistance - R_w

© Digital Integrated Circuits^{2nd}

Wires

The Transistor as a Switch

The simplest model assumes transistor as a switch with infinite "off" resistance, and a finite "on" resistance Ron.

 R_{on} is time varying, nonlinear and dependent on transistor operating point. Consider CMOS inverter: $V_{in}=0 \rightarrow V_{DD}$, $V_{out}=V_{DSn}=V_{DD}\rightarrow 0$. For propagation delay, we are interested in the time period from $t=t_1$ (when $V_{DSn}=V_{DD}$) to t=t₂ (when $V_{DS}=V_{DD}/2$), transistor works in saturation region and we use average value of resistances at the end points of the transition.



MOS Structure Resistance

□ The simplest model assumes the transistor is a switch with an infinite "off" resistance and a finite "on" resistance $V_{GS} \ge V_T$ Ron



□ However, R_{on} is nonlinear, so use instead the average value of the resistances, Ren, at the end-points of the transition (V $_{\text{DD}}$ and V $_{\text{DD}}/2)$

$$R_{eq} \approx \frac{1}{2} (R_{on}(t_1) + R_{on}(t_2))$$

$$R_{eq} = \frac{3}{4} V_{DD} / I_{DSAT} (1 - 5/6 \lambda V_{DD})$$

Equivalent MOS Structure Resistance

- □ The "on" resistance is inversely proportional to W/L. Doubling W halves R_{ea}
- \Box For V_{DD}>>V_T+V_{DSAT}/2, $R_{e\alpha}$ is independent of V_{DD} (see plot). Only a minor improvement in R_{ea} occurs when V_{DD} is increased (due to channel length modulation)



1.5

19

55

2.5

13

31

2

15

38

□ Once the supply voltage approaches V_T, R_{eq} increases dramatically

R_{eq}	(for	W/L	= 1,), i	for	large	er c	device	s	divide	R _{eq}	by	W/I
											N	/ires	

1

35

115

 $V_{DD}(V)$

 $NMOS(k\Omega)$

PMOS (kΩ)

Wires

© Digital Integrated Circuits^{2nd}

Source and Drain Resistance

$$S \sim R_{S} \sim R_{D}$$

 $R_{SD} = (L_{SD}/W)R_{T}$

where L_{SD} is the length of the source or drain diffusion R_{α} is the sheet resistance of the source or drain diffusion (20 to 100 Ω/\Box)

- More pronounced with scaling since junctions are shallower
- \square With silicidation R_{\square} is reduced to the range 1 to 4 Ω/\square
- □ Silicidation: cover drain/source regions with a lowresistivity material (e.g. Ti, W).

© Digital Integrated Circuits^{2nd}

Wires

Contact Resistance

- □ Transitions between routing layers (contacts through via's) add extra resistance to a wire. To reduce contact resistance:
 - keep signals wires on a single layer whenever possible
 - avoid excess contacts
 - reduce contact resistance by making vias larger (beware of current crowding that puts a practical limit on the size of vias) or by using multiple minimum-size vias to make the contact
- Current crowding: Current tends to concentrate around the perimeter in a large contact hole.
- □ Typical contact resistances, R_c, (minimum-size)
 - 5 to 20 Ω for metal or poly to n+, p+ diffusion and metal to polv
 - 1 to 5 Ω for metal to metal contacts
- □ More pronounced with scaling since contact openings are smaller

```
© Digital Integrated Circuits<sup>2nd</sup>
```

Wires



© Digital Integrated Circuits^{2nd}



Material	
n, p well diffusion	1000 to 1500
n+, p+ diffusion	50 to 150
n+, p+ diffusion with <mark>silicide</mark>	3 to 5
polysilicon	150 to 200
polysilicon with <mark>silicide</mark>	4 to 5
Aluminum	0.05 to 0.1
	Wires

Sheet Resistance

- □ AI: low sheet resistance, preferred material for wiring of long interconnections.
- □ Poly-Si: large sheet resistance, only used for local interconnect.
- Use of diffusion wires should be avoided due to its large capacitance and associated RC delay.

Material	Sheet Resistance (Ω/\Box)
n- or p-well diffusion	1000 - 1500
n^+, p^+ diffusion	50 - 150
n^+ , p^+ diffusion with silicide	3 – 5
n^+ , p^+ polysilicon	150 - 200
n^+ , p^+ polysilicon with silicide	4 – 5
Aluminum	0.05 - 0.1

Overcoming Interconnect Resistance

- Selective technology scaling:
 - scale W while holding H constant (If both W and H are scaled down, R_w would be too large)
- Use better interconnect materials
 - lower resistivity materials like copper
 - As processes shrink, wires get shorter (reducing C) but they get closer together (increasing C) and narrower (increasing R). So RC wire delay increases and capacitive coupling gets worse.
 - Copper has ~40% lower resistivity than aluminum, so copper wires can be thinner (reducing C) without increasing R
 - use silicides (WSi₂, TiSi₂, PtSi₂ and TaSi)
 Conductivity is 8-10 times better than poly alone



silicide

n+

Wires

Н

31

Wires

- □ Use more interconnect layers
 - reduces the average wire length L (but beware of extra contacts)

n+

© Digital Integrated Circuits^{2nd}

Example: Resistance of Metal Wire

- Ex: Calculate wire resistance if different materials (AI, Poly-Si, polycide) are used. Given: wire width W=1µm, wire length L=10cm. R_□ (AI)=0.075Ω/□, R_□ (poly-Si)=175Ω/□, R_□(polycide)=4Ω/□.
- □ Solution: If AI wire is used:

$$\begin{split} R_{wire} = \rho_{\Box} \times (L/W) = 0.075 \Omega / \Box \times (0.1m) / (1 \times 10^{-6}m) = 7.5 k\Omega \\ \text{If poly-Si is used for wire:} \end{split}$$

 $R_{wire} = \rho_{\Box} \times (L/W) = 175\Omega/\Box \times (0.1m)/(1 \times 10^{-6}m) = 17.5M\Omega$ If polycide is used for wire:

 $R_{wire} = \rho_{\Box} \times (L/W) = 4\Omega/\Box \times (0.1m)/(1 \times 10^{-6}m) = 400 k\Omega$

 \rightarrow AI is the best choice for wires!

Polycide Gate MOSFET

- Silicides: compound material formed using Si and a refractory metal. It's highly conductive and can withstand high-temperature process steps without melting.
- Polycide gate: combine poly-Si with upper coating of silicide. It has both good adherence and coverage (due to poly-Si) and high conductance (due to silicide).



Skin Effect

- Resistance also depends on frequency. At high frequency, currents tend to flow primarily on the surface of conductor with current density falling off exponentially with depth into the wire.
- Skin depth δ: depth at which current falls off to 1/e of its nominal value.

	, W,		δ = 2.6 μm
t	·	$\uparrow \delta = \sqrt{\rho/(\pi f \mu)}$	for Al at 1 GHz
<u></u> ц		where f is frequenc	y, $ ho$: resistivity of conductor,
		free space permeal	bility: $\mu = 4\pi x \ 10^{-7} \ \text{H/m}$
		so the overall cro	oss section is ~ 2(W+H) δ
∙ Wir The half	e resista onset o f the larg	nce per unit length a f skin effect is at f _s - est dimension (W or	It high frequency $(f>f_s)$: $r(f) = \frac{\sqrt{\pi f \mu \rho}}{2(H+W)}$ where the skin depth is equal to H) of the wire. For f <f_s, no="" skin<="" th=""></f_s,>
effe	ect. For f	>f _s , skin effect must i	be considered.
		$f_s = 4 \rho / (\pi \mu)$	(max(W,H))²)

It's an issue for high frequency, wide(tall) wires (eg. clocks!)Why?
 Digital Integrated Circuits^{2nd}
 Wires

Skin Effect for Different W's



Modern Interconnect



34 Wires

Wires

© Digital Integrated Circuits^{2nd}

Example: Intel 0.25 micron Process

5 metal layers Ti/AI - Cu/Ti/TiN Polysilicon dielectric LAYER PITCH THICK A.R. Isolation 0.67 0.40 0.25 Polysilicon 0.64 -Metal 1 0.64 0.48 1.5 1.9 Metal 2 0.93 0.90 Metal 3 1.9 0.93 0.90 1.7 Metal 4 1.60 1.33 1.5 Metal 5 2.56 1.90 μm μm Layer pitch, thickness and aspect ratio

Comparison of Wire Delays



FSG: flouro-silicate glass

© Digital Integrated Circuits^{2nd}

• SiLK: a low-k (2.65) polymer material by Dow Chemical Company. Compared to SiO₂, low k(dielectric constant) material reduces parasitic capacitance, enabling faster switching speeds and lower heat dissipation. From MPR, 2000

© Digital Integrated Circuits^{2nd}

INTERCONNECT



© Digital Integrated Circuits^{2nd}

Wires

Example: Wire Inductance

 Ex: For Al1 wire on field oxide in 0.15µm CMOS technology, wire capacitance per unit length: c=(W×30+2×40) aF/µm,

Find wire inductance per unit length (*I*) for wire widths of W=0.4 μ m, 1 μ m and 10 μ m. (Note: For SiO₂, ϵ =3.9×8.85×10⁻¹²*F/m*, μ =4 π ×10⁻⁷*H/m*.)

Solution: *cl=εμ, thus:*

 $I = \varepsilon \mu / c = (3.9 \times 8.85 \times 10^{-12}) \times (4\pi \times 10^{-7}) / c$

*For W=0.4*μm: c=92aF/μm; l=0.47pH/μm, *For W=1*μm: c=110aF/μm; l=0.39pH/μm, *For W=10*μm: c=380aF/μm; l=0.11pH/μm.



Wire Inductance

- With adoption of low-resistive interconnect materials and increase of switching frequency to super-GHz range, inductance stats to play an important role.
- Inductance leads to inductive coupling between lines, and switching noise due to (Ldi/dt) voltage drops.
- Inductance: a changing current passing through an inductor generates a voltage drop: ΔV=L(di/dt)
- Capacitance c and inductance I (per unit length) of a wire are related by equation: *cl=εμ*,
 - ε, μ: permittivity and permeability of surrounding dielectric.
- Speed v at which an electromagnetic wave can propagate through the medium: $v = \frac{1}{\sqrt{lc}} = \frac{1}{\sqrt{\varepsilon\mu}} = \frac{c_0}{\sqrt{\varepsilon_r\mu_r}}$

© Digital Integrated Circuits^{2nd}



Interconnect Modeling

(c_0 : speed of light in vacuum) ₃₈

The Wire		<i>Wire Models</i> Interconnect parasitics (capacitan inductance) 	ce, resistance, and
\sim		reduce reliability	
		 affect performance and power consul 	mption
transmitters receivers schematic	physical		
		All-inclusive (C,R,I) model	Capacitance-only
© Digital Integrated Circuits ^{2nd}	Wires	© Digital Integrated Circuits ^{2nd}	Wires

Parasitic Simplifications

□ Inductive effects can be ignored

- if the resistance of the wire is substantial enough (as is the case for long AI wires with small cross section)
- if the rise and fall times of the applied signals are slow enough
- When the wire is short, or the cross-section is large, or the interconnect material has low resistivity, a capacitance only model can be used
- When the separation between neighboring wires is large, or when the wires run together for only a short distance, interwire capacitance can be ignored and all the parasitic capacitance can be modeled as capacitance to ground

Wire Delay Models: Ideal Wire Model

- same voltage is present at every segment of the wire at every point in time – the whole wire is an equipotential region.
- A voltage change at one end of wire propagates immediately to its other ends, even if they are some distance away.
- Eg. Wires in schematics: simple lines with no attached parameters or parasitics...
- only holds for very short wires, i.e.,
 interconnects between very nearest neighbor gates
- Useful in early design phase when designer wants to concentrate on properties/behavior of transistors, or for small circuits with very short wires.

Wires

© Digital Integrated Circuits^{2nd}

Wire Delay Models: Lumped C Model

- Lumped C model: good for short wires; pessimistic and inaccurate for long wires
 - when only a single parasitic component (C, R, or L) is dominant, the different fractions are lumped into a single circuit element
 - When the resistive component is small and the switching frequency is low to medium, can consider only C; the wire itself does not introduce any delay; the only impact on performance comes from wire capacitance



Example: The Lumped C Model Assume driver with source resistance R_{driver}=10kΩ is used

Assume driver with source resistance R_{driver}=10kΩ is used to drive a 10-cm-long, 1µm-wide Al1 wire. The total lumped capacitance of wire is 1pF. When applying a step input (V_{in}=0→V), find transient response of V_{out}, time to reach 50% point, and 10%-90% rising time of V_{out}.
 Solution: C_{lumped}(dV_{out}/dt)=(V_{in}-V_{out})/R_{driver}.
 Thus: V_{out}(t)=(1-e^{-t/T})V, where time constant: τ=R_{driver}×C_{lumped}
 Time for V_{out} to reach 50% point:

Lumped C model

47

Wires

 $t_{50\%}$ =0.69×10kΩ×11pF=76ns → too slow.

Time for V_{out} to rise from 10%-90%:

© Digital Integrated Circuits^{2nd}



The Lumped C Model

- □ Lumped C model: C_{lumped}=L×c_{wire}, where L: length of the wire, c_{wire}: wire capacitance per unit length.
- □ There are also lumped resistance model, lumped inductance model for wires.



Wire Delay Models: Lumped RC Model

Lumped RC model

- For metal wires with L>1mm: resistance cannot be ignored. The equipotential assumption is no longer adequate. A resistive-capacitive model has to be adopted.
- Lumped RC model: total wire resistance is lumped into a single R and total capacitance into a single C
- good for short wires; pessimistic and inaccurate for long wires.
- For long wires: distributed rc model should be used.

Wire Delay Models: Distributed RC Model

Distributed RC model

- circuit parasitics are distributed along the length, L, of the wire
 - c and r are the capacitance and resistance per unit length



Delay is determined using the Elmore delay equation

$$c_{Di} = \sum_{k=1}^{N} c_k I$$

© Digital Integrated Circuits^{2nd}

Wires

The Elmore Delay of RC Network

- Elmore delay: If step input is applied at source node s of a RC tree when t=0, Elmore delay from source node s to destination node i is:
 - $\tau_{\text{Di}} = \sum C_k R_{ik}$

where k: any node in network, N: total number of nodes in network.

✓ That is, Elmore delay from source node to destination node is the sum of each node capacitance multiplied by the shared path resistance from source node to this node and to the destination node.



Eg. Elmore delay for node i: $\tau_{Di} = R_1C_1 + R_1C_2 + (R_1 + R_3)C_3 + (R_1 + R_3)C_4 + (R_1 + R_3 + R_i)C_i$

© Digital Integrated Circuits^{2nd}

51 Wires

RC Tree Definitions

RC tree characteristics

- A unique resistive path exists between the source node and anv node of the network
 - Single input (source) node, s
 - All capacitors are between a node and GND
 - No resistive loops (i.e. it's a tree network)
- Path resistance R_{ii}: sum of the resistances on the path from the input node to node i)

$$R_{ii} = \sum_{j=1}^{n} R_j \Rightarrow (R_j \in [path(s \rightarrow i)))$$

Eg: Path resistance $R_{44}=R_1+R_3+R_4$

 Shared path resistance (resistance shared along the paths from the input node to nodes i and k)

$$R_{ik} = \sum_{j=1}^{N} R_j \Rightarrow (R_j \in [path(s \rightarrow i) \cap path(s \rightarrow k)])$$

Eq. Common path resistance: $R_{i4}=R_1+R_3$, $R_{i2}=R_1$.

© Digital Integrated Circuits^{2nd}

Wires

52

Example: The Elmore Delay

- Example: A clock distribution network is shown below. Calculate the Elmore delay t_d from clock driver (CLK_in) to a local clock (CLK out i), assume all the resistances are R, and all the capacitors are C.
- Solution: Elmore delay for t_d from clock driver (CLK in) to a local clock (CLK out i):
- $\tau_{\text{Di}} = \text{RC} + \text{RC} + (\text{R} + \text{R})\text{C} + (\text{R} + \text{R})\text{C} + (\text{R} + \text{R})\text{C} + (\text{R} + \text{R} + \text{R})\text{C}$ = 13RC



Chain Network Elmore Delay

□ Simple nonbranched RC chain (or ladder): Elmore delay from V_{in} to V_N:

$$\tau_{DN} = \sum_{i=1}^{N} c_{i} r_{iN} = \sum_{i=1}^{N} c_{i} \sum_{j=1}^{i} r_{j} = \sum_{i=1}^{N} c_{i} r_{i}$$



Distributed RC Model for Simple Wires

- □ A length L RC wire can be modeled by N segments of length L/N
 - The resistance and capacitance of each segment are given by r·L/N and c·L/N, Elmore delay of a distributed RC wire is:
 - $\tau_{\text{DN}} = (L/N)^2(\text{cr}+2\text{cr}+...+\text{Ncr}) = (\text{cr}L^2) (N(N+1))/(2N^2) = \text{RC}((N+1)/(2N))$
 - where *r* and *c*: resistance/capacitance per unit length; *R* (= *rL*) and *C* (= *cL*) are the total lumped resistance and capacitance of the wire,

□ For large N: Elmore delay: $\tau_{DN} = RC/2 = rcL^2/2$

- Delay of a wire is a quadratic function of its length, L
- The delay is 1/2 of that predicted by the lumped RC model. Using lumped RC model, delay is RC (pessimistic).



The Distributed RC-line

Distributed RC line model: Diffusion equation



Where: V: voltage at a particular point in the wire, x: distance between this point and the signal source.



(a). distributed model



(b). Schematic symbol for distributed RC line

55 Wires

Step Response Points

Voltage Range	Lumped RC	Distributed RC	
$0 \rightarrow 50\% (t_p)$	0.69 RC	0.38 RC	Time
$0 \rightarrow 63\%~(\tau)$	RC	0.5 RC	point
$10\% \to 90\% (t_r)$	2.2 RC	0.9 RC	Time
$0 \rightarrow 90\%$	2.3 RC	1.0 RC	point

Time to reach the 50% point is $t = ln(2)\tau = 0.69\tau$

Time to reach the 90% point is $t = \ln(9)\tau = 2.2\tau$

December 2012 Example: Consider a Al1 wire 10 cm long and 1 μm wide

• Using a lumped C only model with a source resistance (R_{Driver}) of 10 k Ω and a total lumped capacitance (C_{lumped}) of 11 pF

$$t_{50\%}$$
 = 0.69 x 10 k Ω x 11pF = 76 ns

$$t_{90\%}$$
 = 2.2 x 10 k Ω x 11pF = 242 ns

- Using a distributed RC model with c = 110 aF/ μm and r = 0.075 $\Omega/\mu m$

 $t_{50\%}$ = 0.38 x (0.075 Ω/μm) x (110 aF/μm) x (10⁵ μm)² = 31.4 ns

 $t_{90\%}$ = 0.9 x (0.075 Ω/μm) x (110 aF/μm) x (10⁵ μm)² = 74.25 ns

Poly: $t_{50\%} = 0.38 \times (150 \ \Omega/\mu m) \times (88+2\times54 \ aF/\mu m) \times (10^5 \ \mu m)^2 = 112 \ \mu s$ AI5: $t_{50\%} = 0.38 \times (0.0375 \ \Omega/\mu m) \times (5.2+2\times12 \ aF/\mu m) \times (10^5 \ \mu m)^2 = 4.2 \ ns$

RC-Models



Simulated Step-response of RC Wire



Design Rules of Thumb

□ rc delays should be considered when $t_{pRC} > t_{pgate}$ of the driving gate

$L_{crit} > \sqrt{(t_{pgate}/0.38rc)}$

- actual L_{crit} depends upon the size of the driving gate and the interconnect material
- rc delays should be considered when the rise (fall) time at the line input is smaller than RC, the rise (fall) time of the line

$t_{\rm rise}$ < RC

 when not met, the change in the signal is slower than the propagation delay of the wire so a lumped C model suffices

© Digital Integrated Circuits^{2nd}

Wires

Putting It All Together



- Total propagation delay consider driver and wire
 τ_D = R_{Driver}C_w + (R_wC_w)/2 = R_{Driver}C_w + 0.5r_wc_wL²
 and t_p = 0.69 R_{Driver}C_w + 0.38 R_wC_w
 where R_w = r_wL and C_w = c_wL
- □ The delay introduced by wire resistance becomes dominant when (R_wC_w)/2 ≥ R_{Driver} C_W (when L ≥ 2R_{Driver}/R_w)
 - For an $R_{Driver} = 1 \ k\Omega$ driving an 1 μm wide Al1 wire, L_{crit} is 2.67 cm

Inductance

When the rise and fall times of the signal become comparable to the time of flight of the signal waveform across the line, then the inductance of the wire starts to dominate the delay behavior



- □ Must consider wire transmission line effects
 - Signal propagates over the wire as a wave (rather than diffusing as in rc only models)
 - Signal propagates by alternately transferring energy from capacitive to inductive modes

)	Digital	Integrated	Circuits ^{2nd}	
9	Digital	Integrated	CIICUIIS	

More Design Rules of Thumb

Transmission line effects should be considered when the rise or fall time of the input signal (t_r, t_f) is smaller than the time-of-flight of the transmission line (t_{flight})

 $t_r (t_f) < 2.5 t_{flight} = 2.5 L/v$

- For on-chip wires with a maximum length of 1 cm, we only worry about transmission line effects when t_r < 150 ps
- Transmission line effects should only be considered when the total resistance of the wire is limited

 $R < 5 Z_0 = 5 (V/I)$

Wires	© Digital Integrated Circuits ^{2nd}	Wires

Nature of Interconnect



Wire Spacing Comparisons

